



Wireless Components

ASK Single Conversion Receiver TDA 5201 Version 1.5

Specification July 2004

Revision Hist	Revision History		
Current Version	Current Version: 1.5 as of 01.07.04		
Previous Vers	Previous Version: 1.4, March 2000		
Page Page Subjects (major changes since last revision) Version) Version		Subjects (major changes since last revision)	

ABM®, AOP®, ARCOFI®-BA, ARCOFI®-BA, ARCOFI®-SP, DigiTape®, EPIC®-1, EPIC®-S, ELIC®, FALC®-54, FALC®-56, FALC®-E1, FALC®-LH, IDEC®, IOM®, IOM®-1, IOM®-2, IPAT®-2, ISAC®-P, ISAC®-S, ISAC®-S TE, ISAC®-P TE, ITAC®, IWE®, MUSAC®-A, OCTAT®-P, QUAT®-S, SICAT®, SICOFI®-2, SICOFI®-4, SICOFI®-4, SICOFI®-4, SICOFI®-4 PC, SLICOFI® are registered trademarks of Infineon Technologies AG.

ACE™, ASM™, ASP™, POTSWIRE™, QuadFALC™, SCOUT™ are trademarks of Infineon Technologies AG.

Edition 07.04

Published by Infineon Technologies AG, Balanstraße 73, 81541 München

© Infineon Technologies AG July 2004.

All Rights Reserved.

Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies AG is an approved CECC manufacturer.

Packing

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components¹ of the Infineon Technologies AG, may only be used in life-support devices or systems² with the express written approval of the Infineon Technologies AG.

- 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
- 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.


Product Info

Product Info

General Description

The IC is a very low power consumption single chip ASK Single Conversion Receiver for receive frequencies between 310 and 350MHz. The Receiver offers a high level of integration and needs only a few external components. The device contains a low noise amplifier (LNA), a double balanced mixer, a fully integrated VCO, a PLL synthesiser, a crystal oscillator, a limiter with RSSI generator, a data filter, a data comparator (slicer) and a peak detector. Additionally there is a power down feature to save battery life.

Package



Features

- Low supply current (I_s = 4.6mA typ.)
- Supply voltage range 5V ±10%
- Power down mode with very low supply current (50nA typ)
- Fully integrated VCO and PLL Synthesiser
- RF input sensitivity < -110dBm

- Selectable frequency ranges around 315 MHz and 345 MHz
- Selectable reference frequency
- Limiter with RSSI generation, operating at 10.7MHz
- 2nd order low pass data filter with external capacitors
- Data slicer with self-adjusting threshold

Application

- Keyless Entry Systems
- Remote Control Systems
- Fire Alarm Systems
- Low Bitrate Communication Systems

Ordering Information

Туре	Ordering Code	Package
TDA 5201	Q67037-A1118	P-TSSOP-28-1
available on tape and reel		

1	Table	of Contents	İ
2	Produ	ct Description	1
	2.1	Overview	2
	2.2	Application	2
	2.3	Features	2
	2.4	Package Outlines	3
3	Funct	ional Description	1
	3.1	Pin Configuration	2
	3.2	Pin Definition and Function	3
	3.3	Functional Block Diagram	9
	3.4	Functional Blocks	10
	3.4.1	Low Noise Amplifier (LNA)	10
	3.4.2	Mixer	10
	3.4.3	PLL Synthesizer	10
	3.4.4	Crystal Oscillator	11
	3.4.5	Limiter	11
	3.4.6	Data Filter	11
	3.4.7	Data Slicer	11
	3.4.8	Peak Detector	12
	3.4.9	Bandgap Reference Circuitry	12
4	Appli	cations	1
	4 1	Choice of LNA Threshold Voltage and Time Constant	2

	4.2	Data Filter Design	4
	4.3	Quartz Load Capacitance Calculation	5
	4.4	Quartz Frequency Calculation	6
	4.5	Data Slicer Threshold Generation	7
5	Refer	ence	1
	5.1	Electrical Data	2
	5.1.1	Absolute Maximum Ratings	2
	5.1.2	Operating Range	3
	5.1.3	AC/DC Characteristics	4
	5.2	Test Circuit	8
	5.3	Test Board Layouts	9
	5.4	Bill of Materials	11
	5.5	Appendix - Noise Figure and Gain Circles	13

Product Description

Contents of this Chapter

2.1	Overview	2-2
2.2	Application	2-2
2.3	Features	2-2
21	Package Outlines	2-3

Product Description

2.1 Overview

The IC is a very low power consumption single chip ASK Superheterodyne Receiver (SHR) for the frequency bands 315 and 345MHz. The SHR offers a high level of integration and needs only a few external components. The device contains a low noise amplifier (LNA), a double balanced mixer, a fully integrated VCO, a PLL synthesiser, a crystal oscillator, a limiter with RSSI generator, a data filter, a data comparator (slicer) and a peak detector. Additionally there is a power down feature to save battery life.

2.2 Application


- Keyless Entry Systems
- Remote Control Systems
- Fire Alarm Systems
- Low Bitrate Communication Systems

2.3 Features

- Low supply current (Is = 4.6mA typ.)
- Supply voltage range 5V ±10%
- Power down mode with very low supply current (50nA typ.)
- Fully integrated VCO and PLL Synthesiser
- RF input sensitivity < -110dBm
- Selectable receive frequency bands 315 and 345MHz
- Selectable reference frequency
- Limiter with RSSI generation, operating at 10.7MHz
- 2nd order low pass data filter with external capacitors
- Data slicer with self-adjusting threshold



2.4 Package Outlines



- 1) Does not include plastic or metal protrusion of 0.15 max. per side
- 2) Does not include dambar protrusion

P_TSSOP_28.EPS


Figure 2-1 P-TSSOP-28-1 package outlines

3.4

Contents of this Chapter3.1 Pin Configuration3-23.2 Pin Definition and Function3-33.3 Functional Block Diagram3-9



3.1 Pin Configuration



Pin_Configuration_5201_V1.4.wmf

Figure 3-1 IC Pin Configuration




3.2 Pin Definition and Function

Table 3-1	Pin Definition	and Function	
Pin No.	Symbol	Equivalent I/O-Schematic	Function
1	CRST1	4.15V 50uA	External Crystal Connector 1
2	VCC		5V Supply
3	LNI	57uA 3 500uA	LNA Input




4	TAGC	4.3V 3uA 1k	AGC Time Constant Control
		1.7V	
5	AGND		Analogue Ground Return
6	LNO	5V 1k	LNA Output
7	VCC		5V Supply
9	MIX	1.7V 2k 2k 400uA	Mixer Input Complementary Mixer Input
10	AGND		Analogue Ground Return
11	FSEL		not applicable - has to be left open












21	OPP	ı	OpAmp Noninverting Input
		5uA	
		200	
		21	
22	FFB	ı	Data Filter Feedback Pin
		5uA	
		22 100k	
23	THRES		AGC Threshold Input
		5uA	
		23 10k	
24	3VOUT	24	3V Reference Output
		3V	
25	DATA	1	Data Output
		200	
		80k	





3.3 Functional Block Diagram




Figure 3-2 Main Block Diagram



3.4 Functional Blocks

3.4.1 Low Noise Amplifier (LNA)

The LNA is an on-chip cascode amplifier with a voltage gain of 15 to 20dB. The gain figure is determined by the external matching networks situated ahead of LNA and between the LNA output LNO (Pin 6) and the Mixer Inputs MI and MIX (Pins 8 and 9). The noise figure of the LNA is approximately 2dB, the current consumption is 500µA. The gain can be reduced by approximately 18dB. The switching point of this AGC action can be determined externally by applying a threshold voltage at the **THRES** pin (Pin 23). This voltage is compared internally with the received signal (RSSI) level generated by the limiter circuitry. In case that the RSSI level is higher than the threshold voltage the LNA gain is reduced and vice versa. The threshold voltage can be generated by attaching a voltage divider between the **3VOUT** pin (Pin 24) which provides a temperature stable 3V output generated from the internal bandgap voltage and the THRES pin as described in Section 4.1. The time constant of the AGC action can be determined by connecting a capacitor to the **TAGC** pin (Pin 4) and should be chosen along with the appropriate threshold voltage according to the intended operating case and interference scenario to be expected during operation. The optimum choice of AGC time constant and the threshold voltage is described in Section 4.1.

3.4.2 Mixer

The Double Balanced Mixer downconverts the input frequency (RF) in the range of 310-350MHz to the intermediate frequency (IF) at 10.7MHz with a voltage gain of approximately 21dB by utilising either high- or low-side injection of the local oscillator signal. In case the mixer is interfaced only single-ended, the unused mixer input has to be tied to ground via a capacitor. The mixer is followed by a low pass filter with a corner frequency of 20MHz in order to suppress RF signals to appear at the IF output (**IFO** pin). The IF output is internally consisting of an emitter follower that has a source impedance of approximately 330Ω to facilitate interfacing the pin directly to a standard 10.7MHz ceramic filter without additional matching circuitry.

3.4.3 PLL Synthesizer

The Phase Locked Loop synthesizer consists of a VCO, an asynchronous divider chain, a phase detector with charge pump and a loop filter and is fully implemented on-chip. The VCO is including spiral inductors and varactor diodes. The **FSEL** pin (Pin11) has to be left open. The tuning range of the VCO was designed to guarantee over production spread and the specified temperature range a receive frequency range between 310 and 350MHz depending on whether high- or low-side injection of the local oscillator is used. The oscillator signal is fed both to the synthesiser divider chain and to a divider that is dividing

the signal by 2 before it is applied to the downconverting mixer. Local oscillator high side injection has to be used for receive frequencies between approximately 310 and 330 MHz, low side injection for receive frequencies between 330 and 350MHz - see also Section 4.4..

3.4.4 Crystal Oscillator

The on-chip crystal oscillator circuitry allows for utilisation of quartzes both in the 5 and 10MHz range as the overall division ratio of the PLL can be switched between 64 and 128 via the **CSEL** (Pin 16) pin according to the following table.

Table 3-2 CSEL Pin Operating States	
CSEL	Crystal Frequency
Open	5.xx MHz
Shorted to ground	10.xx MHz

The calculation of the value of the necessary quartz load capacitance is shown in Section 4.3, the quartz frequency calculation is expained in Section 4.4.

3.4.5 Limiter

The Limiter is an AC coupled multistage amplifier with a cumulative gain of approximately 80dB that has a bandpass-characteristic centred around 10.7MHz. It has an input impedance of 330 Ω to allow for easy interfacing to a 10.7MHz ceramic IF filter. The limiter circuit acts as a Receive Signal Strength Indicator (RSSI) generator which produces a DC voltage that is directly proportional to the input signal level as can be seen in Figure 4-2. This signal is used to demodulate the ASK receive signal in the subsequent baseband circuitry and to turn down the LNA gain by approximately 18dB in case the input signal strength is too strong as described in Section 3.4.1 and Section 4.1.

3.4.6 Data Filter

The data filter comprises an OP-Amp with a bandwidth of 100kHz used as a voltage follower and two $100k\Omega$ on-chip resistors. Along with two external capacitors a 2nd order Sallen-Key low pass filter is formed. The selection of the capacitor values is described in Section 4.2.

Infineon

3.4.7 Data Slicer

The data slicer is a fast comparator with a bandwidth of 100 kHz. This allows for a maximum receive data rate of approximately 120kBaud. The maximum achievable data rate also depends on the IF Filter bandwidth and the local oscillator tolerance values. Both inputs are accessible. The output delivers a digital data signal (CMOS-like levels) for the detector. The self-adjusting threshold on pin 20 its generated by RC-term or peak detector depending on the baseband coding scheme. The data slicer threshold generation alternatives are described in more detail in Section 4.5.

3.4.8 Peak Detector

The peak detector generates a DC voltage which is proportional to the peak value of the receive data signal. An external RC network is necessary. The output can be used as an indicator for the signal strength and also as a reference for the data slicer. The maximum output current is 500µA.

3.4.9 Bandgap Reference Circuitry

A Bandgap Reference Circuit provides a temperature stable reference voltage for the device. A power down mode is available to switch off all subcircuits which is controlled by the PWDN pin (Pin 27) as shown in the following table. The supply current drawn in this case is typically 50nA.

Table 3-3 PDWN Pin Operating States		
PDWN	Operating State	
Open or tied to ground	Powerdown Mode	
Tied to Vs	Receiver On	


Contents of this Chapter

4.1	Choice of LNA Threshold Voltage and Time Constant	4-2
4.2	Data Filter Design	4-4
4.3	Quartz Load Capacitance Calculation	4-5
4.4	Quartz Frequency Calculation	4-6
4.5	Data Slicer Threshold Generation	4-7



4.1 Choice of LNA Threshold Voltage and Time Constant

In the following figure the internal circuitry of the LNA automatic gain control is shown.




LNA_autom.wmf

Figure 4-1 LNA Automatic Gain Control Circuitry

The LNA automatic gain control circuitry consists of an operational transimpedance amplifier that is used to compare the received signal strength signal (RSSI) generated by the Limiter with an externally provided threshold voltage U_{thres} . As shown in the following figure the threshold voltage can have any value between approximately 0.8 and 2.8V to provide a switching point within the receive signal dynamic range.

This voltage U_{thres} is applied to the **THRES** pin (Pin 23) The threshold voltage can be generated by attaching a voltage divider between the **3VOUT** pin (Pin 24) which provides a temperature stable 3V output generated from the internal bandgap voltage and the **THRES** pin. If the RSSI level generated by the Limiter is higher than U_{thres} , the OTA generates a positive current I_{load} . This yields a voltage rise on the **TAGC** pin (Pin 4). Otherwise, the OTA generates a negative current. These currents do not have the same values in order to achieve a fast-attack and slow-release action of the AGC and are used to charge an external capacitor which finally generates the LNA gain control voltage.





RSSI-AGC.wmf

Figure 4-2 RSSI Level and Permissive AGC Threshold Levels


The switching point should be chosen according to the intended operating scenario. The determination of the optimum point is described in the accompanying Application Note, a threshold voltage level of 1.8V is apparently a viable choice. It should be noted that the output of the 3VOUT pin is capable of driving up to 50µA, but that the THRES pin input current is only in the region of 40nA. As the current drawn out of the 3VOUT pin is directly related to the receiver power consumption, the power divider resistors should have high impedance values. R4 can be chosen as $120k\Omega$, R5 as $180k\Omega$ to yield an overall 3VOUT output current of $10\mu A$.

Note: If the LNA gain shall be kept in either high or low gain mode this has to be accomplished by tying the **THRES** pin to a fixed voltage. In order to achieve high gain mode operation, a voltage higher than 2.8V shall be applied to the **THRES** pin, such as a short to the **3VOLT** pin. In order to achieve low gain mode operation a voltage lower than 0.7V shall be applied to the **THRES**, such as a short to ground.

As stated above the capacitor connected to the **TAGC** pin is generating the gain control voltage of the LNA due to the charging and discharging currents of the OTA and thus is also responsible for the AGC time constant. As the charging and discharging currents are not equal two different time constants will result. The time constant corresponding to the charging process of the capacitor shall be chosen according to the data rate. According to measurements performed at Infineon the capacitor value should be greater than 47nF.

4.2 Data Filter Design

Utilising the on-board voltage follower and the two $100k\Omega$ on-chip resistors a 2nd order Sallen-Key low pass data filter can be constructed by adding 2 external capacitors between pins 19 (SLP) and 22 (FFB) and to pin 21 (OPP) as depicted in the following figure and described in the following formulas¹.



Filter Design.wmf

Figure 4-3 Data Filter Design

$$C1 = \frac{2Q\sqrt{b}}{R2\Pi f_{3dB}}$$

$$C2 = \frac{\sqrt{b}}{4QR\Pi f_{3dB}}$$

with

$$Q = \frac{\sqrt{b}}{a}$$

the quality factor of the poles where

in case of a Bessel filter a = 1.3617, b = 0.618

and thus Q = 0.577

and in case of a Butterworth filter a = 1.141, b = 1

and thus Q = 0.71

Example: Butterworth filter with $f_{3dB} = 5kHz$ and $R = 100k\Omega$:


$$C_1 = 450pF, C_2 = 225pF$$

^{1.} taken from Tietze/Schenk: Halbleiterschaltungstechnik, Springer Berlin, 1999



4.3 Quartz Load Capacitance Calculation

The value of the capacitor necessary to achieve that the quartz oscillator is operating at the intended frequency is determined by the reactive part of the negative resistance of the oscillator circuit as shown in Section 5.1.3 and by the quartz specifications given by the quartz manufacturer.



Quartz load.wmf

Figure 4-4 Determination of Series Capacitance Value for the Quartz Oscillator

Crystal specified with load capacitance

$$C_S = \frac{1}{\frac{1}{C_I} + 2\pi f X_L}$$

with C₁ the load capacitance (refer to the quartz crystal specification).

Examples:

5.1 MHz: $C_L = 12 \text{ pF}$ $X_L = 580 \Omega$ $C_S = 9.8 \text{ pF}$ 10.18 MHz: $C_L = 12 \text{ pF}$ $X_L = 870 \Omega$ $C_S = 7.2 \text{ pF}$

These values may be obtained by putting two capacitors in series to the quartz, such as 18pF and 22pF in the 5.1MHz case and 18pF and 12pF in the 10.2MHz case.

But please note that the calculated value of C_S includes the parasitic capacitors also.

4.4 Quartz Frequency Calculation

As described in Section 3.4.3 the operating range of the on-chip VCO is wide enough to guarantee a receive frequency range between 310 and 350MHz. The VCO signal is divided by 2 before applied to the mixer . This local oscillator signal can be used to downconvert the RF signals both with high- or low-side injection at the mixer. High-side injection of the local oscillator has to be used for receive frequencies between 310 and 330 MHz. In this case the local oscillator frequency is calculated by adding the IF frequency (10.7 MHz) to the RF frequency.

Low-side injection has to be used for receive frequencies between 330 and 350 MHz. The local oscillator frequency is calculated by subtracting the IF frequency (10.7 MHz) from the RF frequency then. The overall division ratios in the PLL are 64 or 32 depending on whether the CSEL-pin is left open or tied to ground.

Therefore the quartz frequency may be calculated by using the following formula:

$$f_{QU} = \frac{f_{RF} - 10.7}{r}$$

with

 f_{RF} receive frequency

 f_{LO} local oscillator (PLL) frequency ($f_{RF} \pm 10.7$)

f_{QU} quartz oscillator frequency

r ratio of local oscillator (PLL) frequency and quartz frequency as shown in the subsequent table.

4-1 PLL Division Ratio Depender	PLL Division Ratio Dependence on States of CSEL		
CSEL	Ratio r = (f _{LO} /f _{QU})		
open	64		

32

Example:

Table 4

Addition of 10.7 is used in case of operation the device at 315 MHz, subtraction in case of operation at 345 MHz for instance. This yields the following frequencies:

CSEL tied to GND:

$$f_{\text{OU}} = (315 MHz + 10.7 MHz)/32 = 10.1781 MHz$$

$$f_{\text{OU}} = (345 \, MHz - 10.7 \, MHz) / 32 = 10.4469 \, MHz$$

GND



CSEL open:


$$f_{QU} = (315 MHz + 10.7 MHz)/64 = 5.0891 MHz$$

$$f_{\text{QU}} = (345 \, MHz - 10.7 \, MHz) / 64 = 5.2234 \, MHz$$



4.5 Data Slicer Threshold Generation


The threshold of the data slicer especially for a coding scheme without DC-content, can be generated in two ways, depending on the signal coding scheme used. In case of a signal coding scheme without DC content such as Manchester coding the threshold can be generated using an external R-C integrator as shown in Figure 4-5. The time constant T_A of the R-C integrator has to be significantly larger than the longest period of no signal change T_L within the data sequence. In order to keep distortion low, the minimum value for R is $20 k\Omega$.



Data_slice1.wmf

Figure 4-5 Data Slicer Threshold Generation with External R-C Integrator

Another possibility for threshold generation is to use the peak detector in connection with two resistors and one capacitor as shown in the following figure. The component values are depending on the coding scheme and the protocol used.



Data_slice2.wmf

Figure 4-6 Data Slicer Threshold Generation Utilising the Peak Detector

5.5

Contents of this Chapter5.1 Electrical Data.5-25.2 Test Circuit5-85.3 Test Board Layouts5-95.4 Bill of Materials5-11

Appendix - Noise Figure and Gain Circles 5-13

5.1 Electrical Data

5.1.1 Absolute Maximum Ratings



WARNING

The maximum ratings may not be exceeded under any circumstances, not even momentarily and individually, as permanent damage to the IC will result.

Tabl	Table 5-1 Absolute Maximum Ratings, Ambient temperature T _{AMB} =-40°C + 85°C								
#	Parameter	Symbol	Limit Values		Unit	Remarks			
			min	max					
1	Supply Voltage	V _s	-0.3	5.5	V				
2	Junction Temperature	Tj	-40	+125	°C				
3	Storage Temperature	T _s	-40	+150	°C				
4	Thermal Resistance	R _{thJA}		114	K/W				
5	ESD integrity, all pins	V _{ESD}	-1	+1	kV	HBM according to MIL STD 883D, method 3015.7			

5.1.2 Operating Range

Within the operating range the IC operates as explained in the circuit description. The AC/DC characteristic limits are not guaranteed.

Supply voltage: VCC = 4.5V .. 5.5V

Та	Table 5-2 Operating Range, Ambient temperature T _{AMB} = -40°C + 85°C									
#	Parameter	Symbol	Limit Values		Unit	Test Conditions/Notes	L	Item		
			min	max						
1	Supply Current	I _S		5.2	mA	f _{RF} = 315MHz				
2	Receiver Input Level	RF _{in}	-110	-13	dBm	@ source impedance 50Ω , BER 2E-3, average power level, Manchester encoded datarate 4kBit, 280kHz IF Bandwidth	•			
3	LNI Input Frequency	f _{RF}	310	350	MHz					
4	MI/X Input Frequency	f _{MI}	310	350	MHz					
5	3dB IF Frequency Range	f _{IF -3dB}	5	23	MHz					
6	Powerdown Mode On	PWDN _{ON}	0	0.8	V					
7	Powerdown Mode Off	PWDN _{OFF}	2	V _S	V					
8	Gain Control Voltage, LNA high gain state	V _{THRES}	2.8	V _S	V					
9	Gain Control Voltage, LNA low gain state	V _{THRES}	0	0.7V	V					

Not part of the production test - either verified by design or measured in an Infineon Evalboard as described in Section 5.2.

5.1.3 AC/DC Characteristics

AC/DC characteristics involve the spread of values guaranteed within the specified voltage and ambient temperature range. Typical characteristics are the median of the production. The device performance parameters marked with are not part of the production test, but verified by design or measured on an Infineon evaluation board as desdribed in Section 5.2.

Tab	ole 5-3 AC/DC Characterist	ics with T _A 2	25 °C, V _V	_{CC} = 4.5 .	5.5 V				
#	Parameter	Symbol	L	Limit Values Unit			Test Conditions / Notes	L	Item
			min	typ	max				
Sup	pply								
Sup	oply Current								
1	Supply current, standby mode	I _{S PDWN}		50	70	nA	Pin 27 (PDWN) open or tied to 0 V		
2	Supply current	I _S		4.6	5	mA			
LNA	4								
	nal Input LNI (PIN 3), V _{THR}	_{ES} > 2.8V, hi	gh gain	mode					
1	Average Power Level at BER = 2E-3 (Sensitivity)	RF _{in}		-112		dBm	Manchester encoded datarate 4kBit, 280kHz IF Bandwidth	•	
2	Input impedance, f _{RF} = 315 MHz	S _{11 LNA}	0.8	95 / -25.5	5 deg			•	
3	Input level @ 1dB C.P. f _{RF} =315 MHz	P1dB _{LNA}		-14		dBm		•	
4	Input 3 rd order intercept point f _{RF} = 315 MHz	IIP3 _{LNA}		-10		dBm	f _{in} = 315 & 317MHz	•	
5	LO signal feedthrough at antenna port	LO _{LNI}		-119		dBm		•	
Sig	nal Output LNO (PIN 6), V _{TI}	_{HRES} > 2.8V,	high gai	in mode					
1	Gain f _{RF} = 315 MHz	S _{21 LNA}	1.5	77 / 150.3	3 deg				
2	Output impedance, f _{RF} = 315 MHz	S _{22 LNA}	0.8	97 / -10.3	3 deg			•	
3	Voltage Gain Antenna to MI f _{RF} = 315 MHz	G _{AntMI}		21		dB			
4	Noise Figure	NF _{LNA}		2		dB	excluding matching network loss - see Appendix	•	
Sig	nal Input LNI, V _{THRES} = GN	ID, low gain	mode						
1	Input impedance, f _{RF} = 315 MHz	S _{11 LNA}	0.9	18 / -25.2	2 deg			•	
2	Input level @ 1dB C. P. f _{RF} = 315 MHz	P1dB _{LNA}		-7		dBm	matched input	•	



	Parameter	Symbol		_{CC} = 4.5 . .imit Valu		Unit	Test Conditions/		Item
	raiailletei	Syllibol	min	typ	max	Oilit	Notes	_	iteii
Sia	nal Input LNI, V _{THRES} = GN	ID. low gain		typ	Пах		140103		
3	Input 3 rd order intercept point f _{RF} = 315 MHz	IIP3 _{LNA}		-13		dBm	f _{in} = 315 & 317MHz	•	
Sig	nal Output LNO, V _{THRES} =	GND, low ga	in mode						
1	Gain f _{RF} = 315 MHz	S _{21 LNA}		07 / 153.	7 deg				
2	Output impedance, f _{RF} = 315 MHz	S _{22 LNA}	0.9	07 / -10.5	5 deg			•	
3	Voltage Gain Antenna to MI f _{RF} = 315 MHz	G _{AntMI}		2		dB			
Sig	nal 3VOUT (PIN 24)								
1	Output voltage	V _{3VOUT}		3		V			
2	Current out	I _{3VOUT}			50	μA			
Sig	nal THRES (PIN 23)								
1	Input Voltage range	V _{THRES}	0		V _S -1V	V	see chapter 4.1		
2	LNA low gain mode	V _{THRES}	0			V			
3	LNA high gain mode	V _{THRES}	2.8	3	V _S -1	V	or shorted to Pin 24		
4	Current in	I _{THRES_in}		5		nA			
Sig	nal TAGC (PIN 4)								
1	Current out, LNA low gain state	I _{TAGC_out}		4.2		μA	RSSI > V _{THRES}		
2	Current in, LNA high gain state	I _{TAGC_in}		1.5		μA	RSSI < V _{THRES}		
MIX	(ER								
Sig	nal Input MI/MIX (PINS 8/9)								
1	Input impedance, f _{RF} = 315 MHz	S _{11 MIX}	0.9	954 / -10.9	e deg			•	
2	Input 3 rd order intercept point	IIP3 _{MIX}		-25		dBm			
Sig	nal Output IFO (PIN 12)								
1	Output impedance	Z _{IFO}		330		Ω			
2	Conversion Voltage Gain f _{RF} =869 MHz	G _{MIX}		+21		dB			
	N : E: 00D	NF _{MIX}		13		dB			
3	Noise Figure, SSB (~DSB NF+3dB)	INI MIX							




Tak	ole 5-3 AC/DC Characterist	ics with T _A 2	25 °C, V _V	_{CC} = 4.5	5.5 V (co	ontinue	d)		
	Parameter	Symbol	L	imit Valu	ies	Unit	Test Conditions/	L	Item
			min	typ	max		Notes		
LIN	IITER								
Sig	nal Input LIM/X (PINS 17/18)							
1	Input Impedance	Z_{LIM}	264	330	396	Ω		•	
2	RSSI dynamic range	DR _{RSSI}	60		80	dB			
3	RSSI linearity	LIN _{RSSI}		±1		dB		•	
4	Operating frequency (3dB points)	f _{LIM}	5	10.7	23	MHz		•	
DA	TA FILTER								
1	Useable bandwidth	BW _{BB} FILT			100	kHz		•	
2	RSSI Level at Data Filter Output SLP	RSSI _{low}		1.1		V	LNA in high gain RF _{IN} ~-103dBm		
3	RSSI Level at Data Filter Output SLP	RSSI _{high}		2.65		V	LNA in high gain. RF _{IN} ~-30dBm		
SLI	CER								
	CER nal Output DATA (PIN 25)								
		BW _{BB} SLIC			100	kHz		•	
Sig	nal Output DATA (PIN 25)				100	kHz pF		•	
Sig 1	nal Output DATA (PIN 25) Useable bandwith Capacitive loading of out-	SLIC C _{max}		0				•	
Sig 1	Useable bandwith Capacitive loading of output	SLIC C _{max} SLIC	V _S -1.3	0 V _S -1		pF	Output current =200µA	•	
1 2 3	Useable bandwith Capacitive loading of output LOW output voltage	SLIC C _{max} SLIC V _{SLIC_L}	V _S -1.3		20	pF V		•	
Sig 1 2 3 4 5	useable bandwith Capacitive loading of output LOW output voltage HIGH output voltage	SLIC C _{max} SLIC V _{SLIC_L} V _{SLIC_H}	V _S -1.3		20 V _S -0.7	pF V V		•	
3 4 5 PE	Useable bandwith Capacitive loading of output LOW output voltage HIGH output voltage Output current	SLIC C _{max} SLIC V _{SLIC_L} V _{SLIC_H}	V _S -1.3		20 V _S -0.7	pF V V		•	
3 4 5 PE	Useable bandwith Capacitive loading of output LOW output voltage HIGH output voltage Output current	SLIC C _{max} SLIC V _{SLIC_L} V _{SLIC_H}	V _S -1.3		20 V _S -0.7	pF V V		•	
3 4 5 PEA	nal Output DATA (PIN 25) Useable bandwith Capacitive loading of output LOW output voltage HIGH output voltage Output current AK DETECTOR Inal Output PDO (PIN 26)	SLIC C _{max} SLIC V _{SLIC_L} V _{SLIC_H} I _{SLIC_out}	V _S -1.3	V _S -1	20 V _S -0.7	pF V V μA		•	
3 4 5 PEA Sig	Useable bandwith Capacitive loading of output LOW output voltage HIGH output voltage Output current AK DETECTOR Inal Output PDO (PIN 26) LOW output voltage	SLIC C _{max} SLIC V _{SLIC_L} V _{SLIC_H} I _{SLIC_out}	-500	V _S -1	20 V _S -0.7 200	pF V V μA		•	

	Parameter	Symbol	L	imit Valu	ies	Unit	Test Conditions/	L	Item
			min	typ	max		Notes		
:R	YSTAL OSCILLATOR								
	nals CRSTL1, CRISTL 2, (P	INS 1/28)							
1	Operating frequency	f _{CRSTL}	5		11	MHz	fundamental mode, series resonance		
2	Input Impedance @ ~5MHz	Z ₁₋₂₈		-760 +j580		Ω		•	
3	Input Impedance @ ~10MHz	Z ₁₋₂₈		-600 +j870		Ω		•	
4	Serial Capacity @ ~5MHz	C _{S 5} =C1		9.3		pF			
5	Serial Capacity @ ~10MHz	C _{S10} =C1		6.4		pF			
Sig 1	nal LF (PIN 15) Tuning voltage relative to V _S	V _{TUNE}	0.4	1.6	2.4	V			
	V _S								
	WER DOWN MODE nal PDWN (PIN 27)								
Jiy 1	Powerdown Mode On	PWDN _O	2.8		V _S	V			
2	Powerdown Mode Off	PWDN _{Off}	0		0.8	V			
3	Input bias current PDWN	I _{PDWN}		19		μΑ			
4	Start-up Time until valid IF signal is detected	T _{SU}		1		mS	Depends on the used crystal		
DI I	_ DIVIDER								
	1.0051 (011.40)								
	nal CSEL (PIN 16)								
	f _{CRSTL} range 5.xxMHz	V _{CSEL}	1.4		4	V	or open		
Sig	<u> </u>	V _{CSEL}	1.4 0		0.2	V	or open		

Not part of the production test - either verified by design or measured in an Infineon Evalboard as described in Section 5.2.

5.2 Test Circuit

The device performance parameters marked with in Section 5.1.3 were either verified by design or measured on an Infineon evaluation board. This evaluation board can be obtained together with evaluation boards of the accompanying transmitter device TDA5101 in an evaluation kit that may be ordered on the INFINEON RKE Webpage www.infineon.com/rke



Test_circuit.wmf

Figure 5-1 Schematic of the Evaluation Board

5.3 Test Board Layouts




Figure 5-2 Top Side of the Evaluation Board




Figure 5-3 Bottom Side of the Evaluation Board




Figure 5-4 Component Placement on the Evaluation Board



5.4 Bill of Materials

The following components are necessary for evaluation of the TDA5201 at 315MHz without use of a Microchip HCS515 decoder.

Table 5-4 Bill of	of Materials	
Ref	Value	Specification
R1	100kΩ	0805, ± 5%
R2	100kΩ	0805, ± 5%
R3	820kΩ	0805, ± 5%
R4	120kΩ	0805, ± 5%
R5	180kΩ	0805, ± 5%
R6	10kΩ	0805, ± 5%
L1	15nH	Toko, PTL2012-F15N0G
L2	12pF	0805,COG, ± 2%
C1	3.3 pF	0805, COG, ± 0.1pF
C2	10pF	0805, COG, ± 0.1pF
C3	6.8pF	0805, COG, ± 0.1pF
C4	100pF	0805, COG, ± 5%
C5	47nF	1206, X7R, ± 10%
C6	15nH	Toko, PTL2012-F15N0G
C7	100pF	0805, COG, ± 5%
C8	33pF	0805, COG, ± 5%
C9	100pF	0805, COG, ± 5%
C10	10nF	0805, X7R, ± 10%
C11	10nF	0805, X7R, ± 10%
C12	220pF	0805, COG, ± 5%
C13	47nF	0805, X7R, ± 10%
C14	470pF	0805, COG, ± 5%
C15	47nF	0805, X7R, ± 10%
C16	18pF	0805, COG, ± 0.1pF
C17	12pF	0805, COG, ± 2%
Q2	(315 + 10.7MHz)/32	HC49/U, fundamental mode, $C_L = 12pF$,
		e.g. 434.2 MHz: Jauch Q 10.17813-S11-1323-12-10/20
F1	SFE10.7MA5-A	Murata
X2, X3	142-0701-801	Johnson
X1, X4, S1, S5		2-pole pin connector
S4		3-pole pin connector, or not equipped
IC1	TDA 5201	Infineon



The following components are necessary in addition to the above mentioned ones for evaluation of the TDA5201 in conjunction with a Microchip HCS515 decoder.

Table 5-5 Bill of	Table 5-5 Bill of Materials Addendum						
Ref	Value	Specification					
R21	22kΩ	0805, ± 5%					
R22	100kΩ	0805, ± 5%					
R23	22kΩ	0805, ± 5%					
R24	820kΩ	0805, ± 5%					
R25	560kΩ	0805, ± 5%					
C21	100nF	1206, X7R, ± 10%					
C22	100nF	1206, X7R, ± 10%					
IC2	HCS515	Microchip					
T1	BC 847B	Infineon					
D1	LS T670-JL	Infineon					

5.5 Appendix - Noise Figure and Gain Circles

The following gain and noise figure circles were measured utilizing Microlab Stub Stretchers and a HP8514 network analyser. Maximum gain is shown at point 1 at 18.5 dB, minimum noise figure ist 1.9dB at point 2, step size of circles is 0.5dB.




Figure 5-5 Gain and Noise Circles of the TDA5201 at 315 MHz.



List of Figures

List of Figures

Figure 2-1	P-TSSOP-28-1 package outlines	3
Figure 3-1	IC Pin Configuration	2
Figure 3-2	Main Block Diagram	9
Figure 4-1	LNA Automatic Gain Control Circuitry	2
Figure 4-2	RSSI Level and Permissive AGC Threshold Levels	3
Figure 4-3	Data Filter Design	4
Figure 4-4	Determination of Series Capacitance Value for the Quartz Oscillator	5
Figure 4-5	Data Slicer Threshold Generation with External R-C Integrator	7
Figure 4-6	Data Slicer Threshold Generation Utilising the Peak Detector	7
Figure 5-1	Schematic of the Evaluation Board	8
Figure 5-2	Top Side of the Evaluation Board	9
Figure 5-3	Bottom Side of the Evaluation Board	9
Figure 5-4	Component Placement on the Evaluation Board	10
Figure 5-5	Gain and Noise Circles of the TDA5201 at 315 MHz	13



List of Tables

List of Tables

Table 3-1	Pin Definition and Function	3
Table 3-3	PDWN Pin Operating States	12
Table 5-1	Absolute Maximum Ratings, Ambient temperature T _{AMB} =-40°C + 85°C	2
Table 5-2	Operating Range, Ambient temperature T _{AMB} = -40°C + 85°C	3
Table 5-3	AC/DC Characteristics with TA 25 °C, VVCC = 4.5 5.5 V	4
AC/DC Char	racteristics with TA 25 °C, VVCC = 4.5 5.5 V (continued) 5	
AC/DC Cha	racteristics with TA 25 °C, VVCC = 4.5 5.5 V (continued) 6	
AC/DC Cha	racteristics with TA 25 °C, VVCC = 4.5 5.5 V (continued) 7	
Table 5-4	Bill of Materials	11
Table 5-5	Bill of Materials Addendum	12